View AT24C01BN-SP25-B_4524422.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1. Features
* Medium-voltage and Standard-voltage Operation
- 2.5 (VCC = 2.5V to 5.5V) Automotive Temperature Range -40C to 125C Internally Organized 128 x 8 (1K), 256 x 8 (2K), 512 x 8 (4K) or 1024 x 8 (8K) Two-wire Serial Interface Schmitt Trigger, Filtered Inputs for Noise Suppression Bidirectional Data Transfer Protocol 400 kHz (2.5V) Compatibility Write Protect Pin for Hardware Data Protection 8-byte Page (1K, 2K) or 16-byte Page (4K, 8K) Write Modes Partial Page Writes are Allowed Self-timed Write Cycle (5 ms max) High-reliability - Endurance: 1 Million Write Cycles - Data Retention: 100 Years * 8-lead JEDEC SOIC and 8-lead TSSOP Packages
* * * * * * * * * * *
Two-wire Automotive Temperature Serial EEPROM
1K (128 x 8) 2K (256 x 8) 4K (512 x 8) 8K (1024 x 8)
2. Description
The AT24C01B/02B/04B/08B provides 1024/2048/4096/8192 bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as 128/256/512/1024 words of 8 bits each. The device is optimized for use in many automotive applications where low-power and low-voltage operation are essential. The AT24C01B/02B/04B/08B is available in space-saving 8-lead JEDEC SOIC and 8-lead TSSOP packages and is accessed via a two-wire serial interface. In addition, the entire family is available in 2.5V (2.5V to 5.5V) versions.
8-lead SOIC
Table 2-1.
Pin Name A0 - A2 SDA SCL WP
Pin Configurations
Function Address Inputs Serial Data Serial Clock Input Write Protect
A0 A1 A2 GND 1 2 3 4 8 7 6 5 VCC WP SCL SDA
AT24C01B AT24C02B AT24C04B AT24C08B
8-lead TSSOP
A0 A1 A2 GND 1 2 3 4 8 7 6 5 VCC WP SCL SDA
8517C-SEEPR-01/09
3. Absolute Maximum Ratings
Operating Temperature...........................-55C to +125C Storage Temperature..............................-65C to +150C Voltage on Any Pin with Respect to Ground..................................-1.0V to +7.0V Maximum Operating Voltage..........................................6.25V DC Output Current........................................................5.0 mA *NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Figure 3-1.
Block Diagram
VCC GND WP SCL SDA START STOP LOGIC
LOAD DEVICE ADDRESS COMPARATOR A2 A1 A0 R/W COMP
SERIAL CONTROL LOGIC
EN
H.V. PUMP/TIMING
DATA RECOVERY INC X DEC EEPROM
LOAD
DATA WORD ADDR/COUNTER
Y DEC
SERIAL MUX
DIN DOUT
DOUT/ACK LOGIC
2
AT24C01B/02B/04B/08B
8517C-SEEPR-01/09
AT24C01B/02B/04B/08B
4. Pin Description
SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device. SERIAL DATA (SDA): The SDA pin is bi-directional for serial data transfer. This pin is opendrain driven and may be wire-ORed with any number of other open-drain or open-collector devices. DEVICE/PAGE ADDRESSES (A2, A1, A0): The A2, A1 and A0 pins are device address inputs that are hard wired for the AT24C01B/02B/04B. As many as eight 1K/2K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section). The AT24C04B uses the A2 and A1 inputs for hardwire addressing and a total of four 4K devices may be addressed on a single bus system. The A0 pin is a no connect. The AT24C08B only uses the A2 input for hardwire addressing and a total of two 8K devices may be addressed on a single bus system. The A0 and A1 pins are no connect. WRITE PROTECT (WP): The AT24C01B/02B/04B/08B has a Write Protect pin that provides hardware data protection. The Write Protect pin allows normal read/write operations when connected to ground (GND). When the Write Protect pin is connected to VCC, the write protection feature is enabled and operates as shown in the following table. Table 4-1.
WP Pin Status At VCC At GND
Write Protect
Part of the Array Protected AT24C01B/02B/04B/08B Full Array Normal Read/Write Operations
5. Memory Organization
AT24C01B, 1K SERIAL EEPROM: Internally organized with 16 pages of 8 bytes each, the 1K requires a 7-bit data word address for random word addressing. AT24C02B, 2K SERIAL EEPROM: Internally organized with 32 pages of 8 bytes each, the 2K requires an 8-bit data word address for random word addressing. AT24C04B, 4K SERIAL EEPROM: Internally organized with 32 pages of 16 bytes each, the 4K requires a 9-bit data word address for random word addressing. AT24C08B, 8K SERIAL EEPROM: Internally organized with 64 pages of 16 bytes each, the 8K requires a 10-bit data word address for random word addressing.
3
8517C-SEEPR-01/09
Table 5-1. Pin Capacitance(1) Applicable over recommended operating range from TA = 25C, f = 400 KHz, VCC = +2.5V
Symbol CI/O CIN Note: Test Condition Input/Output Capacitance (SDA) Input Capacitance (A0, A1, A2, SCL) 1. This parameter is characterized and is not 100% tested. Max 8 6 Units pF pF Conditions VI/O = 0V VIN = 0V
Table 5-2. DC Characteristics Applicable over recommended operating range from: TA = -40C to +125C, VCC = +2.5V to +5.5V (unless otherwise noted)
Symbol VCC1 ICC ICC ISB1 ISB2 ILI ILO VIL VIH VOL Note: Parameter Supply Voltage Supply Current VCC = 5.0V Supply Current VCC = 5.0V Standby Current VCC = 2.5V Standby Current VCC = 5.0V Input Leakage Current Output Leakage Current Input Low Level
(1) (1)
Test Condition
Min 2.5
Typ
Max 5.5
Units V mA mA A A A A V V V
Read at 100 kHz Write at 100 kHz VIN = VCC or VSS VIN = VCC or VSS VIN = VCC or VSS VOUT = VCC or VSS -0.6 VCC x 0.7 IOL = 3.0 mA
0.4 2.0 1.6 8.0 0.10 0.05
1.0 3.0 4.0 18.0 3.0 3.0 VCC x 0.3 VCC + 0.5 0.4
Input High Level
Output Low Level VCC = 2.5V
1. VIL min and VIH max are reference only and are not tested.
4
AT24C01B/02B/04B/08B
8517C-SEEPR-01/09
AT24C01B/02B/04B/08B
Table 5-3. AC Characteristics Applicable over recommended operating range from TA = -40C to +125C, VCC = +2.5V to +5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted)
Symbol fSCL tLOW tHIGH tI tAA tBUF tHD.STA tSU.STA tHD.DAT tSU.DAT tR tF tSU.STO tDH tWR Endurance(2) Notes: Parameter Clock Frequency, SCL Clock Pulse Width Low Clock Pulse Width High Noise Suppression Time
(1)
Min
Max 400
Units kHz s s
1.2 0.6 50 0.1 1.2 0.6 0.6 0 100 300 300 0.6 50 5 1M 0.9
ns s s s s s ns ns ns s ns ms Write Cycles
Clock Low to Data Out Valid Time the bus must be free before a new transmission can start(2) Start Hold Time Start Set-up Time Data In Hold Time Data In Set-up Time Inputs Rise Time
(2)
Inputs Fall Time(2) Stop Set-up Time Data Out Hold Time Write Cycle Time 5.0V, 25C, Page Mode
1. This parameter is characterized and is not 100% tested (TA = 25C). 2. This parameter is characterized only.
5
8517C-SEEPR-01/09
6. Device Operation
CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see Figure 8-2 on page 8). Data changes during SCL high periods will indicate a start or stop condition as defined below. START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see Figure 8-3 on page 8). STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see Figure 8-3 on page 8). ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a "0" to acknowledge that it has received each word. This happens during the ninth clock cycle. STANDBY MODE: The AT24C01B/02B/04B/08B features a low-power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the STOP bit and the completion of any internal operations. 2-WIRE SOFTWARE RESET: After an interruption in protocol, power loss or system reset, any 2-wire part can be protocol reset by following these steps: (a) Create a start bit condition, (b) clock 9 cycles, (c) create another start but followed by stop bit condition as shown below. The device is ready for next communication after above steps have been completed. Figure 6-1. Software Reset
Start bit Dummy Clock Cycles Start bit Stop bit
SCL
1
2
3
8
9
SDA
6
AT24C01B/02B/04B/08B
8517C-SEEPR-01/09
AT24C01B/02B/04B/08B
7. Bus Timing
Figure 7-1. SCL: Serial Clock, SDA: Serial Data I/O
tF tHIGH tLOW tR
SCL
tSU.STA tHD.STA
tLOW
tHD.DAT
tSU.DAT
tSU.STO
SDA IN
tAA tDH tBUF
SDA OUT
8. Write Cycle Timing
Figure 8-1. SCL: Serial Clock, SDA: Serial Data I/O
SCL
SDA
8th BIT
ACK
WORDn twr STOP CONDITION
Note:
(1)
START CONDITION
1. The write cycle time tWR is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.
7
8517C-SEEPR-01/09
Figure 8-2.
Data Validity
SDA
SCL DATA STABLE DATA CHANGE DATA STABLE
Figure 8-3.
Start and Stop Definition
SDA
SCL
START
STOP
Figure 8-4.
Output Acknowledge
SCL
1
8
9
DATA IN
DATA OUT
START
ACKNOWLEDGE
8
AT24C01B/02B/04B/08B
8517C-SEEPR-01/09
AT24C01B/02B/04B/08B
9. Device Addressing
The 1K/2K/4K/8K EEPROM device requires an 8-bit device address word following a start condition to enable the chip for a read or write operation (see Figure 11-1 on page 10). The device address word consists of a mandatory "1", "0" sequence for the first four most significant bits as shown. This is common to all the Serial EEPROM devices. The next 3 bits are the A2, A1 and A0 device address bits for the 1K/2K EEPROM. These 3 bits must compare to their corresponding hardwired input pins. The 4K EEPROM only uses the A2 and A1 device address bits with the A0 bit being a memory address bit (P0) (see Figure 11-1 on page 10). The two device address bits must compare to their corresponding hardwired input pins. The A0 pin is no connect. The 8K EEPROM only uses the A2 device address bit with the next two bits (P9, P0) being for memory page addressing (See Figure 11-1 on page 10). The A2 bit must compare to its corresponding hardwired input pin. The A1 and A0 pins are no connect. The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low. Upon a compare of the device address, the EEPROM will output a "0". If a compare is not made, the chip will return to a standby state.
10. Write Operations
BYTE WRITE: A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a "0" and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a "0" and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, tWR, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see Figure 11-2 on page 11). PAGE WRITE: The 1K/2K EEPROM is capable of an 8-byte page write. The 4K/8K devices are capable of 16-byte page writes. A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to seven (1K/2K) or fifteen (4K/ 8K) more data words. The EEPROM will respond with a "0" after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see Figure 11-3 on page 11). The data word address lower three (1K/2K) or four (4K/8K) bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than eight (1K/2K) or sixteen (4K/8K) data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten. ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the
9
8517C-SEEPR-01/09
operation desired. Only if the internal write cycle has completed will the EEPROM respond with a "0", allowing the read or write sequence to continue.
11. Read Operations
Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to "1". There are three read operations: current address read, random address read and sequential read. CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page. Once the device address with the read/write select bit set to "1" is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input "0" but does generate a following stop condition (see Figure 11-4 on page 11). RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a "0" but does generate a following stop condition (see Figure 11-5 on page 11). SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a "0" but does generate a following stop condition (see Figure 11-6 on page 12). Figure 11-1. Device Address
1K/2K 4K 8K 10 MSB 1 1 0 0 1 1 1 0 0 0 A2 A1 A0 R/W A2 A1 P0 R/W A2 P1 P0 R/W
10
AT24C01B/02B/04B/08B
8517C-SEEPR-01/09
AT24C01B/02B/04B/08B
Figure 11-2. Byte Write
(* = DON'T CARE bit for 1K)
Figure 11-3. Page Write
(* = DON'T CARE bit for 1K) Figure 11-4. Current Address Read
Figure 11-5. Random Read
( = Don't care bit for 1K)
11
8517C-SEEPR-01/09
Figure 11-6. Sequential Read
12
AT24C01B/02B/04B/08B
8517C-SEEPR-01/09
AT24C01B/02B/04B/08B
12. AT24C01B Ordering Information
Ordering Code AT24C01BN-SP25-B(1) AT24C01BN-SP25-T(2) AT24C01B-TP25-B(1) AT24C01B-TP25-T(2) Notes: 1. "-B" denotes bulk. 2. "-T" denotes tape and reel. SOIC = 4K per reel. TSSOP = 5K per reel. Package 8S1 8S1 8A2 8A2 Operation Range Lead-free/Halogen-free/NiPdAu Lead Finish/Automotive Temperature (-40C to 125C)
Package Type 8S1 8A2 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) 8-lead, 4.4 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP) Options -2.5 Low-voltage (2.5V to 5.5V)
13
8517C-SEEPR-01/09
13. AT24C02B Ordering Information
Ordering Code AT24C02BN-SP25-B(1) AT24C02BN-SP25-T(2) AT24C02B-TP25-B(1) AT24C02B-TP25-T(2) Notes: 1. "-B" denotes bulk. 2. "-T" denotes tape and reel. SOIC = 4K per reel. TSSOP = 5K per reel. Package 8S1 8S1 8A2 8A2 Operation Range Lead-free/Halogen-free/NiPdAu Lead Finish/Automotive Temperature (-40C to 125C)
Package Type 8S1 8A2 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) 8-lead, 4.4 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP) Options -2.5 Low-voltage (2.5V to 5.5V)
14
AT24C01B/02B/04B/08B
8517C-SEEPR-01/09
AT24C01B/02B/04B/08B
14. AT24C04B Ordering Information
Ordering Code AT24C04BN-SP25-B(1) AT24C04BN-SP25-T(2) AT24C04B-TP25-B(1) AT24C04B-TP25-T(2) Notes: 1. "-B" denotes bulk. 2. "-T" denotes tape and reel. SOIC = 4K per reel. TSSOP = 5K per reel. Package 8S1 8S1 8A2 8A2 Operation Range Lead-free/Halogen-free/NiPdAu Lead Finish/Automotive Temperature (-40C to 125C)
Package Type 8S1 8A2 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) 8-lead, 4.4 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP) Options -2.5 Low-voltage (2.5V to 5.5V)
15
8517C-SEEPR-01/09
15. AT24C08B Ordering Information
Ordering Code AT24C08BN-SP25-B(1) AT24C08BN-SP25-T(2) AT24C08B-TP25-B(1) AT24C08B-TP25-T(2) Notes: 1. "-B" denotes bulk. 2. "-T" denotes tape and reel. SOIC = 4K per reel. TSSOP = 5K per reel. Package 8S1 8S1 8A2 8A2 Operation Range Lead-free/Halogen-free/NiPdAu Lead Finish/Automotive Temperature (-40C to 125C)
Package Type 8S1 8A2 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) 8-lead, 4.4 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP) Options -2.5 Low-voltage (2.5V to 5.5V)
16
AT24C01B/02B/04B/08B
8517C-SEEPR-01/09
AT24C01B/02B/04B/08B
16. Packaging Information
16.1 8A2 - TSSOP
3 21
Pin 1 indicator this corner
E1
E
L1
N L
Top View
End View
COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL MIN 2.90 NOM 3.00 6.40 BSC 4.30 - 0.80 0.19 4.40 - 1.00 - 0.65 BSC 0.45 0.60 1.00 REF 0.75 4.50 1.20 1.05 0.30 4 3, 5 MAX 3.10 NOTE 2, 5
b
A
D E E1 A
e D
A2
A2 b e
Side View
L L1
Notes:
1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances, datums, etc. 2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed 0.15 mm (0.006 in) per side. 3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed 0.25 mm (0.010 in) per side. 4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07 mm. 5. Dimension D and E1 to be determined at Datum Plane H. 5/30/02
R
2325 Orchard Parkway San Jose, CA 95131
TITLE 8A2, 8-lead, 4.4 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP)
DRAWING NO. 8A2
REV. B
17
8517C-SEEPR-01/09
16.2
8S1 - JEDEC SOIC
C
1
E
E1
N
L
Top View End View
e B A
SYMBOL COMMON DIMENSIONS (Unit of Measure = mm) MIN 1.35 0.10 0.31 0.17 4.80 3.81 5.79 NOM - - - - - - - 1.27 BSC 0.40 0 - - 1.27 8 MAX 1.75 0.25 0.51 0.25 5.00 3.99 6.20 NOTE
A1
A A1 b C
D
D E1 E
Side View
e L
Note: These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc.
10/7/03 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TITLE 8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC) DRAWING NO. 8S1 REV. B
R
18
AT24C01B/02B/04B/08B
8517C-SEEPR-01/09
AT24C01B/02B/04B/08B
17. Revision History
Doc. Rev. 8517C 8517B 8517A Date 1/2009 3/2008 1/2008 Comments Removed Preliminary status. Added data for 8K device. Initial document release.
19
8517C-SEEPR-01/09
Headquarters
Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600
International
Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-enYvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11 Atmel Japan 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581
Product Contact
Web Site www.atmel.com Technical Support s_eeprom@atmel.com Sales Contact www.atmel.com/contacts
Literature Requests www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
(c) 2009 Atmel Corporation. All rights reserved. Atmel(R), Atmel logo and combinations thereof, and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.
8517C-SEEPR-01/09

▲Up To Search▲

Price & Availability of AT24C01BN-SP25-B

	To Download AT24C01BN-SP25-B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .